jankae/LibreVNA
1
0
Fork 0
mirror of https://github.com/jankae/LibreVNA.git synced 2026-01-01 22:30:11 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity
284 commits 11 branches 20 tags 313 MiB
Commit graph

18 commits

Author SHA1 Message Date
Jan Käberich 8b9b8265b9 Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
Jan Käberich ce475fa042 Basic DFT spectrum analysis working 2020-11-08 14:38:31 +01:00
Jan Käberich f889ec854b Test of DFT implementation in FPGA 2020-11-08 14:38:31 +01:00
Jan Käberich 2118c07f09 Window coefficient files added 2020-10-29 20:07:41 +01:00
Jan Käberich aee73f0c87 Missing ISE files 2020-10-28 18:03:54 +01:00
Jan Käberich 2157b3f3c4 Improved USB throughput, stimulus power up to 0dbm, fine tuning of dynamic range 2020-09-29 23:03:20 +02:00
Jan Käberich 926392e5b9 Bugfixes and speed improvements 2020-09-26 23:34:31 +02:00
Jan Käberich e1dfa7ee55 Github action build for embedded/ubuntu/windows 2020-09-25 18:38:56 +02:00
Jan Käberich 57b4ebfb26 mitigation for peaks caused by limited fractional divider in PLLs 2020-09-20 10:13:06 +02:00
Jan Käberich fc3ce7a828 Improved spectrum analyzer mode 
- Faster sweeps by changing 2.LO only when necessary and using 400kHz I2C frequency
- Added FPGA settings for selectable ADC samplerate
- Additional measurement with different ADC samplerate when signal ID is on to remove ADC images
 2020-09-17 19:54:03 +02:00
Jan Käberich 38e73365df proof-of-concept spectrum analyzer mode 2020-09-17 15:51:20 +02:00
Jan Käberich 76875c2316 Amplitude factor corrected 2020-09-17 09:54:21 +02:00
Jan Käberich d9d00b8c71 Windowing option added to sampling 2020-09-16 16:13:06 +02:00
Jan Käberich de8761545d Experimental feature: only excite one port when other traces are paused 2020-09-15 23:22:08 +02:00
Jan Käberich 4cbd60e62d Bugfixes and improvements for new hardware 2020-09-14 23:13:32 +02:00
Jan Käberich 7d9d5e27eb different settling time/samples per point in sweep 2020-09-14 11:03:37 +02:00
Jan Käberich 07ba714f1f PC Application: partial firmware update dialog 2020-08-30 22:03:41 +02:00
Jan Käberich 16f050a11e FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00