jankae/LibreVNA
1
0
Fork 0
mirror of https://github.com/jankae/LibreVNA.git synced 2026-01-20 15:40:38 +01:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity
LibreVNA/FPGA/VNA
History
Jan Käberich a4faeb28b0 Working dwell time feature 
- Bugfixes:
	- improve SPI timing in FPGA
	- fix markers and reduce CPU load when using markers with fast traces
- New features:
	- dwell time configurable in acquisition toolbar
	- PLL settling delay in device configuration
	- device configuration persistent across power cycles
2025-01-03 14:36:10 +01:00
..
ipcore_dir Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00
DFT.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
Flattop.dat Window coefficient files added 2020-10-29 20:07:41 +01:00
Hann.dat Window coefficient files added 2020-10-29 20:07:41 +01:00
Kaiser.dat Window coefficient files added 2020-10-29 20:07:41 +01:00
MAX2871.vhd FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00
MCP33131.vhd WIP: rework 2.LO + add dwell time 2025-01-02 19:16:53 +01:00
ResetDelay.vhd Basic DFT spectrum analysis working 2020-11-08 14:38:31 +01:00
Sampling.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
spi_slave.vhd Working dwell time feature 2025-01-03 14:36:10 +01:00
SPIConfig.vhd Working dwell time feature 2025-01-03 14:36:10 +01:00
Sweep.vhd WIP: rework 2.LO + add dwell time 2025-01-02 19:16:53 +01:00
Synchronizer.vhd FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00
Test_DFT.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
Test_MAX2871.vhd FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00
Test_MCP33131.vhd improve MCP33131 sample timing 2024-02-26 15:37:07 +01:00
Test_PLL.vhd FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00
Test_Sampling.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
Test_SinCos.vhd FPGA project adapted to new pinout 2020-08-30 16:19:18 +02:00
Test_SPI.vhd Working dwell time feature 2025-01-03 14:36:10 +01:00
Test_SPICommands.vhd Working dwell time feature 2025-01-03 14:36:10 +01:00
Test_Window.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
Test_Windowing.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
top.bin Working dwell time feature 2025-01-03 14:36:10 +01:00
top.ucf Working dwell time feature 2025-01-03 14:36:10 +01:00
top.vhd Working dwell time feature 2025-01-03 14:36:10 +01:00
VNA.gise Working dwell time feature 2025-01-03 14:36:10 +01:00
VNA.xise WIP: rework 2.LO + add dwell time 2025-01-02 19:16:53 +01:00
window.vhd Windowing option added to sampling 2020-09-16 16:13:06 +02:00
Windowing.vhd Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00