g4klx/MMDVM_HS
1
0
Fork 0
mirror of https://github.com/g4klx/MMDVM_HS.git synced 2025-12-06 07:02:00 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Small changes

Browse source
This commit is contained in:
Andy CA6JAU 2017-02-05 21:23:00 -03:00
parent d71b7aa053
commit 85fec904a6
2 changed files with 7 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
ADF7021.cpp
View file

@ -65,10 +65,10 @@ void Send_REG0_RX()
divider = (divider - N_divider) * 32768;
F_divider = floor(divider + 0.5);
ADF7021_RX_REG0 = (uint32_t)0b0000;
ADF7021_RX_REG0 |= (uint32_t)0b01011 << 27; // mux regulator/uart enabled/receive
ADF7021_RX_REG0 |= (uint32_t)N_divider << 19; // frequency;
ADF7021_RX_REG0 |= (uint32_t)F_divider << 4; // frequency;
ADF7021_RX_REG0 = (uint32_t) 0b0000;
ADF7021_RX_REG0 |= (uint32_t) 0b01011 << 27; // mux regulator/uart enabled/receive
ADF7021_RX_REG0 |= (uint32_t) N_divider << 19; // frequency;
ADF7021_RX_REG0 |= (uint32_t) F_divider << 4; // frequency;
AD7021_control_byte = ADF7021_RX_REG0;
Send_AD7021_control();

6
ADF7021.h
View file

@ -78,7 +78,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
#define ADF7021_REG10 0x3296472A
// Slicer threshold for 4FSK demodulator (REG 13)
#define ADF7021_SLICER_TH_DSTAR 00U
#define ADF7021_SLICER_TH_DSTAR 0U
#define ADF7021_SLICER_TH_DMR 51U
#define ADF7021_SLICER_TH_YSF 59U
#define ADF7021_SLICER_TH_P25 45U
@ -109,7 +109,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
#define ADF7021_DISC_BW_P25 397U // K=32
// Post demodulator bandwith (REG 04)
#define ADF7021_POST_BW_DSTAR 09U
#define ADF7021_POST_BW_DSTAR 9U
#define ADF7021_POST_BW_DMR 65U
#define ADF7021_POST_BW_YSF 65U
#define ADF7021_POST_BW_P25 65U
@ -124,7 +124,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
#define ADF7021_REG10 0x3296354A
// Slicer threshold for 4FSK demodulator (REG 13)
#define ADF7021_SLICER_TH_DSTAR 00U
#define ADF7021_SLICER_TH_DSTAR 0U
#define ADF7021_SLICER_TH_DMR 51U
#define ADF7021_SLICER_TH_YSF 59U
#define ADF7021_SLICER_TH_P25 45U