2017-04-28 17:45:05 +02:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2017 by Jonathan Naylor G4KLX
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-05-13 18:55:20 +02:00
|
|
|
#include "RewriteTG.h"
|
2017-04-28 17:45:05 +02:00
|
|
|
|
|
|
|
|
#include "DMRDefines.h"
|
2017-06-04 16:17:43 +02:00
|
|
|
#include "Log.h"
|
2017-04-28 17:45:05 +02:00
|
|
|
|
|
|
|
|
#include <cstdio>
|
2017-04-29 10:55:49 +02:00
|
|
|
#include <cassert>
|
2017-04-28 17:45:05 +02:00
|
|
|
|
2017-08-01 22:51:22 +02:00
|
|
|
CRewriteTG::CRewriteTG(const std::string& name, unsigned int fromSlot, unsigned int fromTG, unsigned int toSlot, unsigned int toTG, unsigned int range) :
|
2017-08-02 20:30:39 +02:00
|
|
|
CRewrite(),
|
2017-05-15 22:16:52 +02:00
|
|
|
m_name(name),
|
2017-05-03 18:48:55 +02:00
|
|
|
m_fromSlot(fromSlot),
|
2017-05-15 22:16:52 +02:00
|
|
|
m_fromTGStart(fromTG),
|
2017-06-07 11:38:53 +02:00
|
|
|
m_fromTGEnd(fromTG + range - 1U),
|
2017-05-03 18:48:55 +02:00
|
|
|
m_toSlot(toSlot),
|
2017-05-15 22:16:52 +02:00
|
|
|
m_toTGStart(toTG),
|
2017-08-02 20:30:39 +02:00
|
|
|
m_toTGEnd(toTG + range - 1U)
|
2017-04-28 17:45:05 +02:00
|
|
|
{
|
2017-05-03 18:48:55 +02:00
|
|
|
assert(fromSlot == 1U || fromSlot == 2U);
|
|
|
|
|
assert(toSlot == 1U || toSlot == 2U);
|
2017-04-28 17:45:05 +02:00
|
|
|
}
|
|
|
|
|
|
2017-05-13 18:55:20 +02:00
|
|
|
CRewriteTG::~CRewriteTG()
|
2017-04-28 17:45:05 +02:00
|
|
|
{
|
|
|
|
|
}
|
|
|
|
|
|
2017-06-07 22:22:01 +02:00
|
|
|
bool CRewriteTG::process(CDMRData& data, bool trace)
|
2017-05-27 17:26:52 +02:00
|
|
|
{
|
2017-06-07 22:22:01 +02:00
|
|
|
FLCO flco = data.getFLCO();
|
|
|
|
|
unsigned int dstId = data.getDstId();
|
2017-05-03 18:48:55 +02:00
|
|
|
unsigned int slotNo = data.getSlotNo();
|
|
|
|
|
|
2017-06-07 22:22:01 +02:00
|
|
|
if (flco != FLCO_GROUP || slotNo != m_fromSlot || dstId < m_fromTGStart || dstId > m_fromTGEnd) {
|
2017-07-31 09:48:46 +02:00
|
|
|
if (trace) {
|
|
|
|
|
if (m_fromTGStart == m_fromTGEnd)
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG from %s Slot=%u Dst=TG%u: not matched", m_name.c_str(), m_fromSlot, m_fromTGStart);
|
2017-07-31 09:48:46 +02:00
|
|
|
else
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG from %s Slot=%u Dst=TG%u-TG%u: not matched", m_name.c_str(), m_fromSlot, m_fromTGStart, m_fromTGEnd);
|
2017-07-31 09:48:46 +02:00
|
|
|
}
|
2017-08-02 20:30:39 +02:00
|
|
|
|
2017-05-03 18:48:55 +02:00
|
|
|
return false;
|
2017-06-07 22:22:01 +02:00
|
|
|
}
|
2017-04-28 17:45:05 +02:00
|
|
|
|
2017-05-03 18:48:55 +02:00
|
|
|
if (m_fromSlot != m_toSlot)
|
|
|
|
|
data.setSlotNo(m_toSlot);
|
|
|
|
|
|
2017-05-15 22:16:52 +02:00
|
|
|
if (m_fromTGStart != m_toTGStart) {
|
|
|
|
|
unsigned int newTG = dstId + m_toTGStart - m_fromTGStart;
|
|
|
|
|
data.setDstId(newTG);
|
2017-04-28 17:45:05 +02:00
|
|
|
|
2017-08-02 20:30:39 +02:00
|
|
|
processMessage(data);
|
2017-04-28 17:45:05 +02:00
|
|
|
}
|
2017-05-03 18:48:55 +02:00
|
|
|
|
2017-06-07 22:22:01 +02:00
|
|
|
if (trace) {
|
2017-07-31 09:48:46 +02:00
|
|
|
if (m_fromTGStart == m_fromTGEnd)
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG from %s Slot=%u Dst=TG%u: matched", m_name.c_str(), m_fromSlot, m_fromTGStart);
|
2017-07-31 09:48:46 +02:00
|
|
|
else
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG from %s Slot=%u Dst=TG%u-TG%u: matched", m_name.c_str(), m_fromSlot, m_fromTGStart, m_fromTGEnd);
|
2017-08-02 20:30:39 +02:00
|
|
|
|
2017-07-31 09:48:46 +02:00
|
|
|
if (m_toTGStart == m_toTGEnd)
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG to %s Slot=%u Dst=TG%u", m_name.c_str(), m_toSlot, m_toTGStart);
|
2017-07-31 09:48:46 +02:00
|
|
|
else
|
2017-08-01 22:51:22 +02:00
|
|
|
LogDebug("Rule Trace,\tRewriteTG to %s Slot=%u Dst=TG%u-TG%u", m_name.c_str(), m_toSlot, m_toTGStart, m_toTGEnd);
|
2017-06-07 22:22:01 +02:00
|
|
|
}
|
|
|
|
|
|
2017-05-03 18:48:55 +02:00
|
|
|
return true;
|
2017-04-28 17:45:05 +02:00
|
|
|
}
|