mirror of
https://github.com/RPCSX/rpcsx.git
synced 2025-12-06 07:12:14 +01:00
* Update asmjit dependency (aarch64 branch) * Disable USE_DISCORD_RPC by default * Dump some JIT objects in rpcs3 cache dir * Add SIGILL handler for all platforms * Fix resetting zeroing denormals in thread pool * Refactor most v128:: utils into global gv_** functions * Refactor PPU interpreter (incomplete), remove "precise" * - Instruction specializations with multiple accuracy flags * - Adjust calling convention for speed * - Removed precise/fast setting, replaced with static * - Started refactoring interpreters for building at runtime JIT * (I got tired of poor compiler optimizations) * - Expose some accuracy settings (SAT, NJ, VNAN, FPCC) * - Add exec_bytes PPU thread variable (akin to cycle count) * PPU LLVM: fix VCTUXS+VCTSXS instruction NaN results * SPU interpreter: remove "precise" for now (extremely non-portable) * - As with PPU, settings changed to static/dynamic for interpreters. * - Precise options will be implemented later * Fix termination after fatal error dialog
25 lines
339 B
C++
25 lines
339 B
C++
#pragma once
|
|
|
|
#include "util/types.hpp"
|
|
|
|
#ifdef _M_X64
|
|
extern "C" void _mm_lfence();
|
|
#endif
|
|
|
|
namespace utils
|
|
{
|
|
inline void lfence()
|
|
{
|
|
#ifdef _M_X64
|
|
_mm_lfence();
|
|
#elif defined(ARCH_X64)
|
|
__builtin_ia32_lfence();
|
|
#elif defined(ARCH_ARM64)
|
|
// TODO
|
|
__asm__ volatile("isb");
|
|
#else
|
|
#error "Missing lfence() implementation"
|
|
#endif
|
|
}
|
|
}
|