Paolo Bonzini 96e7e32972 softmmu: support up to 12 MMU modes ... At 8k per TLB (for 64-bit host or target), 8 or more modes make the TLBs bigger than 64k, and some RISC TCG backends do not like that. On the affected hosts, cut the TLB size in half---there is still a measurable speedup on PPC with the next patch. Backports commit 1de29aef17a7d70dbc04a7fe51e18942e3ebe313 from qemu		2018-02-13 08:34:52 -05:00
..
exec	softmmu: support up to 12 MMU modes	2018-02-13 08:34:52 -05:00
fpu	softfloat: expand out STATUS macro	2018-02-12 13:43:13 -05:00
hw	target-i386: clear bsp bit when designating bsp	2018-02-12 16:40:35 -05:00
qapi	platform.h move #3	2017-01-21 00:13:21 +11:00
qemu	bitops.h: sextract64() return type should be int64_t, not uint64_t	2018-02-12 16:08:14 -05:00
qom	exec: make iotlb RCU-friendly	2018-02-12 15:20:39 -05:00
sysemu	ffs() is redundant	2017-01-21 11:11:22 +08:00
config.h	import	2015-08-21 15:04:50 +08:00
elf.h	fix merge conflicts	2017-03-10 21:04:33 +08:00
glib_compat.h	platform.h move #3	2017-01-21 00:13:21 +11:00
qemu-common.h	fix conflicts	2017-01-21 11:06:05 +08:00