Peter Maydell 43d8441881 target/arm: Implement VSCCLRM insn ... Implement the v8.1M VSCCLRM insn, which zeros floating point registers if there is an active floating point context. This requires support in write_neon_element32() for the MO_32 element size, so add it. Because we want to use arm_gen_condlabel(), we need to move the definition of that function up in translate.c so it is before the #include of translate-vfp.c.inc. Backports 83ff3d6add965c9752324de11eac5687121ea826		2021-03-03 17:57:30 -05:00
..
arm	target/arm: Implement VSCCLRM insn	2021-03-03 17:57:30 -05:00
i386	x86 tcg cpus: Fix Lesser GPL version number	2021-03-02 13:33:10 -05:00
m68k	target/m68k: consolidate physical translation offset into get_physical_address()	2021-02-25 23:13:48 -05:00
mips	target/mips: Support variable page size	2020-06-14 21:09:51 -04:00
riscv	target/riscv: Set instance_align on RISCVCPU TypeInfo	2021-03-01 19:00:27 -05:00
sparc	softfloat: Name compare relation enum	2020-05-21 18:08:52 -04:00