dynarmic/src/frontend/A32/translate/impl
2020-06-19 21:27:48 +01:00
..
asimd_load_store_structures.cpp frontend: Relocate ExtReg handling to types.h 2020-05-24 23:55:47 +01:00
asimd_one_reg_modified_immediate.cpp asimd_one_reg_modified_immediate: Use {Get,Set}Vector 2020-05-28 20:40:26 +01:00
asimd_three_same.cpp A32: Implement ASIMD VSHL (register) 2020-06-19 21:27:48 +01:00
asimd_two_regs_misc.cpp A32: Implement ASIMD VMVN (register) 2020-06-19 11:31:14 +01:00
asimd_two_regs_shift.cpp asimd: Prevent misdecodes from occurring 2020-06-18 15:04:48 -04:00
barrier.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
branch.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
coprocessor.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
crc32.cpp crc32: Remove unnecessary masking 2020-06-04 20:33:46 +01:00
data_processing.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
divide.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
exception_generating.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
extension.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
hint.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
load_store.cpp fuzz_arm: Ensure all instructions are fuzzed 2020-05-10 13:57:39 +01:00
misc.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
multiply.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
packing.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
parallel.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
reversal.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
saturated.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
status_register_access.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
synchronization.cpp A32 global exlcusive monitor 2020-06-16 17:54:21 +01:00
thumb16.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
thumb32.cpp Relicense to 0BSD 2020-04-23 15:45:57 +01:00
translate_arm.h A32: Implement ASIMD VSHL (register) 2020-06-19 21:27:48 +01:00
translate_thumb.h Relicense to 0BSD 2020-04-23 15:45:57 +01:00
vfp.cpp VFPv5: Implement VCVT{A,N,P,M} 2020-06-19 20:31:43 +01:00