Updating YSF registers for 14.7456 MHz TCXO

This commit is contained in:
Andy CA6JAU 2017-03-09 00:53:00 -03:00
parent 6efadd22dd
commit 7c07952bed

View file

@ -68,7 +68,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
// Post demodulator bandwith (REG 04) // Post demodulator bandwith (REG 04)
#define ADF7021_POST_BW_DSTAR 10U #define ADF7021_POST_BW_DSTAR 10U
#define ADF7021_POST_BW_DMR 65U #define ADF7021_POST_BW_DMR 65U
#define ADF7021_POST_BW_YSF 65U #define ADF7021_POST_BW_YSF 15U
#define ADF7021_POST_BW_P25 6U #define ADF7021_POST_BW_P25 6U
// IF filter (REG 05) // IF filter (REG 05)
@ -83,7 +83,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
// Slicer threshold for 4FSK demodulator (REG 13) // Slicer threshold for 4FSK demodulator (REG 13)
#define ADF7021_SLICER_TH_DSTAR 0U #define ADF7021_SLICER_TH_DSTAR 0U
#define ADF7021_SLICER_TH_DMR 51U #define ADF7021_SLICER_TH_DMR 51U
#define ADF7021_SLICER_TH_YSF 53U #define ADF7021_SLICER_TH_YSF 75U
#define ADF7021_SLICER_TH_P25 52U #define ADF7021_SLICER_TH_P25 52U
/****** Support for 19.6800 MHz TCXO (original RF7021SE boards) ******/ /****** Support for 19.6800 MHz TCXO (original RF7021SE boards) ******/
@ -135,7 +135,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
// Slicer threshold for 4FSK demodulator (REG 13) // Slicer threshold for 4FSK demodulator (REG 13)
#define ADF7021_SLICER_TH_DSTAR 0U #define ADF7021_SLICER_TH_DSTAR 0U
#define ADF7021_SLICER_TH_DMR 51U #define ADF7021_SLICER_TH_DMR 51U
#define ADF7021_SLICER_TH_YSF 53U #define ADF7021_SLICER_TH_YSF 75U
#define ADF7021_SLICER_TH_P25 52U #define ADF7021_SLICER_TH_P25 52U
/****** Support for 12.2880 MHz TCXO ******/ /****** Support for 12.2880 MHz TCXO ******/
@ -187,7 +187,7 @@ www.analog.com/media/en/technical-documentation/data-sheets/ADF7021.pdf
// Slicer threshold for 4FSK demodulator (REG 13) // Slicer threshold for 4FSK demodulator (REG 13)
#define ADF7021_SLICER_TH_DSTAR 0U #define ADF7021_SLICER_TH_DSTAR 0U
#define ADF7021_SLICER_TH_DMR 51U #define ADF7021_SLICER_TH_DMR 51U
#define ADF7021_SLICER_TH_YSF 53U #define ADF7021_SLICER_TH_YSF 75U
#define ADF7021_SLICER_TH_P25 52U #define ADF7021_SLICER_TH_P25 52U
#endif #endif