

# 1 Digital Interface

Pin	Direction	Function
SCK	in	SCK for SPI communication/SCK for PLL communication
MOSI	in	MOSI for SPI communication/MOSI for PLL communication
MISO	out	MISO for SPI communication/MUX for PLL communication
NSS	in	Chip Select for SPI communication/LE for PLL communication
INTR	out	Active high interrupt indicator
RESET <sup>1</sup>	in	FPGA reset
AUX1	in	Selector for direct communication with Source PLL
AUX2	in	Selector for direct communication with LO PLL
AUX3	in	Active low sweep enable. Has to be high when changing settings
Trigger In <sup>2</sup>	in	Trigger input for synchronization across devices
Trigger Out <sup>3</sup>	Out	Trigger output for synchronization across devices

Depending on the voltage on AUX1/AUX2 the SPI port controls either the FPGA or one of the MAX2871 PLLs:

AUX1	AUX2	Function
low	low	SPI communication with FPGA
high	low	Direct feedthrough of SCK, MOSI, MISO and NSS to Source PLL
low	high	Direct feedthrough of SCK, MOSI, MISO and NSS to LO PLL
high	high	Invalid

When communicating with a PLL, the MUX output of the MAX2871 is forwarded to MISO and the NSS signal is forwarded to the LE pin. As the LE pin should stay low until after a valid register has been shifted in (see MAX2871 datasheet), set NSS low before switching to PLL communication mode.

## 2 SPI Protocol

Each SPI transfer starts with pulling NSS low and ends with NSS returning to high level. SPI communication is done in words of 16 bits. The first word after NSS is pulled low is the command word and determines the amount and meaning of the following words. The word received while transmitting the command word is the interrupt status register:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved										DFT	SH	OR	ND	SU	LU

- **DFT:** New DFT result available (see section 3.10).
- **SH:** Sweep halted due to halt bit set. Sweep will be resumed once the resume command is issued.
- **OR:** Data overrun occurred (only cleared by resetting the FPGA)
- **ND:** New data available
- **SU:** Source unlocked
- **LU:** LO unlocked

### 2.1 Writing a register

Writing a register requires the transfer of two words: First the control word selecting the destination address and a second word containing the new register value:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	reserved							Register Address					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register Value															

<sup>1</sup>Reset is named "MCU\_FPGA\_UNUSED1" in the schematic as this is a later software addition

<sup>2</sup>Trigger In is named "MCU\_FPGA\_UNUSED2" in the schematic as this is a later software addition

<sup>3</sup>Trigger Out is named "MCU\_FPGA\_UNUSED3" in the schematic as this is a later software addition

## 2.2 Writing SweepConfig

Initiate the sweep config transfer by sending the command word:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	Sweep point												

The maximum number of points per sweep is 4501, thus the highest valid value for "Sweep point" is 4500. After the control word, send the six words of the sweep config (see section 4) while keeping NSS low. The sweep config is transmitted MSB first.

## 2.3 Reading a sampling result

Whenever the ND bit in the interrupt status register is set, new sampling data is available and can be read via SPI. It has to be read before the next sampling data arrives otherwise the old data will be overwritten.

Initiate the reading of sampling data by sending the command word:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	reserved												

Afterwards, read up to 19 words before setting NSS high. These 19 words will contain the sampling result (see section 5), transmitted with the least significant word first.

## 2.4 Resuming a halted sweep

When the halt bit is set in the SweepConfig, the FPGA will configure the Source and LO as requested but will not start the settling timer (and subsequently the sampling process) until this resume command is issued. The halted sweep is indicated by the sweep halted bit in the status register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	reserved												

## 2.5 Reading ADC limits


The FPGA keeps track of the highest and lowest sample of each ADC to detect saturation and verify signal levels.

Initiate the reading of ADC limit data by sending the command word:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	reserved												


Afterwards, read 6 words before setting NSS high. These 6 words will contain the sampling result:

95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80
Port 1 minimum															
79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
Port 1 maximum															
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Port 2 minimum															
47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Port 2 maximum															




## 2.6 Resetting the ADC limit

Issuing this command result in all minimum values set to 32767 and all maximum values set to -32768.





## 2.7 Reading the DFT result

Initiate the reading of the DFT result (see section 3.10) by sending the command word:



Afterwards, read 12 words before setting NSS high. These 12 words will contain the first bin of the DFT, the least significant word is transmitted first:






Repeating this procedure will return the next DFT bin. For each bin, the CS pin has to be toggled and the command word needs to be sent again (each DFT bin requires a new SPI transaction). The DFT interrupt is reset once all bins have been read. Alternatively, toggling the DFT off and on (by disabling and enabling its interrupt) will also reset the interrupt flag.


### 3 Registers

#### 3.1 Interrupt Mask Register: 0x00




- **DFTIE:** DFT interrupt enable. This bit also enables the DFT (see section 3.10).
- **SHIE:** Sweep halted interrupt enable
- **ORIE:** Data overrun interrupt enable
- **NDIE:** New data interrupt enable
- **SUIE:** Source unlocked interrupt enable
- **LUIE:** LO unlocked interrupt enable

#### 3.2 Sweep Points Register: 0x01



The register contains the number of points per sweep negative one, e.g. set to 11b if the sweep contains four points.

#### 3.3 Samples Per Point Register: 0x02



- **SPP[12:0]:** The register contains the number of samples per point in increments of 16 samples (e.g. SPP=0b0000001000=0x08 uses 128 samples per point). The value of this register is only used if Sweep-Config[92:90] is set to 000. Otherwise it is overwritten for the sweep point with one of seven preselected values.

### 3.4 System Control Register: 0x03

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P1EN	P2EN	REN	AMEN	SOEN	LOEN	RLED	LED6	LED7	Window[1:0]		SCEN	LCEN	reserved		PSEN

- **P1EN:** Port 1 Mixers/Amplifier enable
- **P2EN:** Port 2 Mixers/Amplifier enable
- **REN:** Reference Mixers/Amplifier enable
- **AMEN:** Source amplifier enable
- **SOEN:** Source enable
- **LOEN:** LO enable
- **RLED:** External frequency LED control
- **LED6:**User LED 6 control
- **LED7:**User LED 7 control
- **Window[1:0]:**Type of window to be used in calculation of real/imag of the sampling result

Setting	Window type
00	Rectangular (no window)
01	Kaiser
10	Hann
11	Flat Top

- **SCEN:**Source chip enable
- **LCEN:**LO chip enable
- **PSEN:**Port switch enable

### 3.5 ADC Prescaler register: 0x04

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved								Presc[7:0]							

- **Presc[7:0]:** Amount of FPGA clock cycles between ADC samples.

$$SR_{ADC} = \frac{102.4 \text{ MHz}}{Presc}$$

The minimum value for this register is 112, which results in a samplerate of roughly 914.3 kHz. If Presc is set to a lower value, the data acquisition from the ADC is not done when the next sample starts and samples will be skipped.

### 3.6 Phase Increment: 0x05

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved				Phase Increment[11:0]											


- **Phase Increment[7:0]:** Phase angle between ADC samples for DFT bin calculation in  $\frac{2\pi}{4096}$  rad. For a given ADC samplerate  $SR_{ADC}$  and final IF frequency  $f_{IF2}$  set this value to

$$PhaseInc = \frac{4096 * f_{IF2}}{SR_{ADC}}$$

For the the default IF frequency of  $f_{IF2} = 250 \text{ kHz}$  this evaluates to  $10 * Presc$  (see ADC prescaler register).

### 3.7 Sweep setup: 0x06


Each point in the sweep is done in stages. Each stage consists of (optionally) routing the source signal to one of the ports and sampling of all ADCs. A "new data" interrupt is triggered after each stage.



- **Stages** Number of stages per point - 1. Normally the number of stages is equal to the number of ports but it can also be less (e.g. if only S11 is measured).
- **SYNC:** Enables synchronization mode (see section 6).
- **Port 1 stage** Number of stage during which the source signal is routed to port 1. Must not have the same value as Port 2 stage.
- **Port 2 stage** Number of stage during which the source signal is routed to port 2. Must not have the same value as Port 1 stage.

### 3.8 Hardware override register: 0x07

Allows overwriting hardware settings, regardless of whether a sweep is active or not.




- **OWE:** Overwrite enable. If 1, this register is used to configure the hardware. If 0, all other bits in the register are ignored. Must be set to 0 for valid sweep operation.
- **Attenuator[6:0]:** Attenuator setting
- **SourceFilter:** Low pass filter selection for source signal


Setting	Selected Band
00	0 MHz to 900 MHz
01	900 MHz to 1800 MHz
10	1800 MHz to 3500 MHz
11	3500 MHz to 6000 MHz

- **BS: Band select.** Set to 0 for highband, set to 1 for lowband.
- **P1EN:** Route signal to port 1. Must not be enabled at the same time as P2EN.
- **P2EN:** Route signal to port 2. Must not be enabled at the same time as P1EN.

### 3.9 MAX2871 Default Values Registers: 0x08-0x0F

See datasheet of MAX2871 for bit descriptions. Bits for the fields N, FRAC, M, VCO and DIV\_A are "don't care" as they will be overwritten by the SweepConfig setting.






### 3.10 DFT registers

In addition to the single bin DFT configured through the ADC prescaler and phase increment registers (see 3.5 and 3.6), the FPGA also includes a multiple point DFT. This DFT only operates on the port 1 and port 2 receivers and is intended to speed up spectrum analyzer measurements. If enabled, the DFT runs in parallel to all other calculations.

The DFT has a fixed number of bins (96), but the frequencies these bins correspond to can be changed.


#### 3.10.1 DFT\_FIRST\_BIN: 0x12



- **DFT\_FIRST\_BIN[15:0]:** This value determines the frequency corresponding to the first DFT bin.

$$f_{firstBin} = \frac{SR_{ADC} * DFT\_FIRST\_BIN}{2^{16}}$$

#### 3.10.2 DFT\_FREQ\_SPACING: 0x13




- **DFT\_FREQ\_SPACING[15:0]:** This value determines the frequency difference between bins.

$$\Delta f = \frac{SR_{ADC} * DFT\_FREQ\_SPACING}{2^{24}}$$

## 4 SweepConfig

The SweepConfig contains data for the source and LO1 PLL as well as the attenuator and source filter. Each point in the sweep, needs a valid SweepConfig before the sweep is started.



63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
LO DIV_A[2:0]			LO VCO[5:0]						LO N[5:0]						BS
47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
PWR[1:0]		Attenuator[6:0]							Source M[11:5]						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Source M[4:0]					Source FRAC[11:1]										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F[0]	Source DIV_A[2:0]			Source VCO[5:0]						Source N[5:0]					

- **HS: Halt sweep.** If set, settling and sampling of this sweep point will be postponed until the sweep resume command is issued.
- **SettlingTime:** Amount of time between locking of PLLs and beginning of ADC sampling

Setting	Time
00	20 $\mu$ s
01	60 $\mu$ s
10	180 $\mu$ s
11	540 $\mu$ s

- **Samples:** Number of ADC samples to take

Setting	Samples	Equivalent IF bandwidth
000	Defined by SPP register	914 kHz/SPP
001	96	10 kHz
010	304	3 kHz
011	912	1 kHz
100	3040	300 Hz
101	9136	100 Hz
110	30464	30 Hz
111	91392	10 Hz

- **SourceFilter:** Low pass filter selection for source signal

Setting	Selected Band
00	0 MHz to 900 MHz
01	900 MHz to 1800 MHz
10	1800 MHz to 3500 MHz
11	3500 MHz to 6000 MHz

- **BS: Band select.** Set to 0 for highband, set to 1 for lowband.
- **PWR:** Power setting of source PLL. Will be written to register 4, bits [4:3] of the source PLL, controlling the output power of output A.

Setting	Selected Power
00	-4 dBm
01	-1 dBm
10	2 dBm
11	5 dBm


- **Attenuator:** Attenuation of source signal in 0.25 dB.



## 5 Sampling Result

Each point in the sweep generates a sampling results for each stage (see section 3.7).

303	302	301	300	299	298	297	296	295	294	293	292	291	290	289	288
STAGE[2:0]			POINT_NUMBER[12:0]												
287	286	285	284	283	282	281	280	279	278	277	276	275	274	273	272
Port 1 I[47:32]															
271	270	269	268	267	266	265	264	263	262	261	260	259	258	257	256
Port 1 I[31:16]															
255	254	253	252	251	250	249	248	247	246	245	244	243	242	241	240
Port 1 I[15:0]															
239	238	237	236	235	234	233	232	231	230	229	228	227	226	225	224
Port 1 Q[47:32]															
223	222	221	220	219	218	217	216	215	214	213	212	211	210	209	208
Port 1 Q[31:16]															
207	206	205	204	203	202	201	200	199	198	197	196	195	194	193	192
Port 1 Q[15:0]															
191	190	189	188	187	186	185	184	183	182	181	180	179	178	177	176
Port 2 I[47:32]															
175	174	173	172	171	170	169	168	167	166	165	164	163	162	161	160
Port 2 I[31:16]															
159	158	157	156	155	154	153	152	151	150	149	148	147	146	145	144
Port 2 I[15:0]															
143	142	141	140	139	138	137	136	135	134	133	132	131	130	129	128
Port 2 Q[47:32]															
127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
Port 2 Q[31:16]															
111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
Port 2 Q[15:0]															
95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80
Reference Signal I[47:32]															
79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
Reference Signal I[31:16]															
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reference Signal I[15:0]															



## 6 Synchronization

The FPGA supports synchronization of the sweep across multiple devices. This feature can be enabled by setting the SYNC bit in the sweep setup register (see section 3.7). When enabled, the following conditions must be met:

- All participating devices must be connected in a loop via the trigger input and output pins. The order of the devices is not important.
- All devices must use the same sweep settings with the exception of the "Port 1 stage" and "Port 2 stage" settings in the sweep setup register.
- The port stages must be configured in such a way, that for each stage exactly one port is active in one device.

The synchronization works by delaying sampling until the stimulus signal is present, even when generated by another device. For each sampling stage, performs the following steps:

- When the device generates the stimulus signal in the current phase:
  - Set up source and 1.LO PLLs
  - If applicable: wait for the "resume sweep" command
  - Set the trigger output to high
  - Wait for high level on trigger input
  - Sample ADCs
  - Set the trigger output to low
  - Wait for low level on trigger input
- When the device does not generate the stimulus signal in the current phase:
  - Set 1.LO PLL
  - If applicable: wait for the "resume sweep" command
  - Wait for high level on trigger input
  - Set trigger output to high
  - Sample ADCs
  - Wait for low level on trigger input
  - Set the trigger output to low