Increase settling time for PLLs

This commit is contained in:
Jan Käberich 2022-11-19 16:26:38 +01:00
parent 32e2a4d96d
commit df8fa25935
3 changed files with 3 additions and 3 deletions

View file

@ -263,7 +263,7 @@ bool VNA::Setup(Protocol::SweepSettings s) {
}
FPGA::WriteSweepConfig(i, lowband, Source.GetRegisters(),
LO1.GetRegisters(), attenuator, freq, FPGA::SettlingTime::us20,
LO1.GetRegisters(), attenuator, freq, FPGA::SettlingTime::us60,
FPGA::Samples::SPPRegister, needs_halt);
last_lowband = lowband;
}