mirror of
https://github.com/jankae/LibreVNA.git
synced 2026-04-05 22:45:23 +00:00
Increase settling time for PLLs
This commit is contained in:
parent
32e2a4d96d
commit
df8fa25935
3 changed files with 3 additions and 3 deletions
|
|
@ -54,7 +54,7 @@ void Manual::Setup(Protocol::ManualControlV1 m) {
|
|||
|
||||
// Configure single sweep point
|
||||
FPGA::WriteSweepConfig(0, !m.SourceHighband, Source.GetRegisters(),
|
||||
LO1.GetRegisters(), m.attenuator, 0, FPGA::SettlingTime::us20,
|
||||
LO1.GetRegisters(), m.attenuator, 0, FPGA::SettlingTime::us60,
|
||||
FPGA::Samples::SPPRegister, 0,
|
||||
(FPGA::LowpassFilter) m.SourceHighLowpass);
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue