Use full multiplier bitwidth for windowing + increased number of DFT bins

This commit is contained in:
Jan Käberich 2020-11-07 17:10:41 +01:00
parent a2389fca13
commit 8b9b8265b9
21 changed files with 625 additions and 579 deletions

View file

@ -6,7 +6,7 @@
namespace FPGA {
static constexpr uint16_t MaxPoints = 4501;
static constexpr uint16_t DFTbins = 64;
static constexpr uint16_t DFTbins = 96;
static constexpr uint32_t Clockrate = 102400000UL;
enum class Reg {