mirror of
https://github.com/jankae/LibreVNA.git
synced 2025-12-06 07:12:10 +01:00
force PLL turn on when assembling device status in VNA mode
This commit is contained in:
parent
8a30f95aa7
commit
4f63a28b61
|
|
@ -331,15 +331,19 @@ void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
void FPGA::StartSweep() {
|
void FPGA::StopSweep() {
|
||||||
Low(AUX3);
|
Low(AUX3);
|
||||||
|
}
|
||||||
|
|
||||||
|
void FPGA::StartSweep() {
|
||||||
|
StopSweep();
|
||||||
Delay::us(1);
|
Delay::us(1);
|
||||||
High(AUX3);
|
High(AUX3);
|
||||||
}
|
}
|
||||||
|
|
||||||
void FPGA::AbortSweep() {
|
void FPGA::AbortSweep() {
|
||||||
// abort any FPGA operation by pulling sweep pin low
|
// abort any FPGA operation by pulling sweep pin low
|
||||||
Low(AUX3);
|
StopSweep();
|
||||||
// data transfer of a datapoint might still be active, abort
|
// data transfer of a datapoint might still be active, abort
|
||||||
HAL_SPI_DMAStop(&FPGA_SPI);
|
HAL_SPI_DMAStop(&FPGA_SPI);
|
||||||
busy_reading = false;
|
busy_reading = false;
|
||||||
|
|
|
||||||
|
|
@ -135,6 +135,7 @@ uint16_t GetStatus();
|
||||||
void OverwriteHardware(uint8_t attenuation, LowpassFilter filter, bool lowband, bool port1_enabled, bool port2_enabled);
|
void OverwriteHardware(uint8_t attenuation, LowpassFilter filter, bool lowband, bool port1_enabled, bool port2_enabled);
|
||||||
void DisableHardwareOverwrite();
|
void DisableHardwareOverwrite();
|
||||||
|
|
||||||
|
void StopSweep();
|
||||||
void StartSweep();
|
void StartSweep();
|
||||||
void AbortSweep();
|
void AbortSweep();
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -411,6 +411,10 @@ void VNA::Work() {
|
||||||
if(Trigger::GetMode() != Trigger::Mode::ExtRef) {
|
if(Trigger::GetMode() != Trigger::Mode::ExtRef) {
|
||||||
HW::Ref::update();
|
HW::Ref::update();
|
||||||
}
|
}
|
||||||
|
// Stop the sweep. The source may not have been active for the last phase but the PLL
|
||||||
|
// must be enabled for reading the temperature. Stopping the sweep implicitly enables
|
||||||
|
// the source PLL
|
||||||
|
FPGA::StopSweep();
|
||||||
// Compile info packet
|
// Compile info packet
|
||||||
Protocol::PacketInfo packet;
|
Protocol::PacketInfo packet;
|
||||||
packet.type = Protocol::PacketType::DeviceStatus;
|
packet.type = Protocol::PacketType::DeviceStatus;
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue