g4klx/DMRGateway
1
0
Fork 0
mirror of https://github.com/g4klx/DMRGateway.git synced 2026-04-06 23:13:48 +00:00
Code Issues Projects Releases Packages Wiki Activity

First stage of rationalising the rule tracing code.

Browse source
This commit is contained in:
Jonathan Naylor 2017-06-07 21:22:01 +01:00
parent 06a8b203ce
commit 87bee93b2b
15 changed files with 113 additions and 239 deletions
Download patch file Download diff file Expand all files Collapse all files

34
PassAllPC.cpp
View file

@ -24,10 +24,9 @@
#include <cstdio>
#include <cassert>
CPassAllPC::CPassAllPC(const char* name, unsigned int slot, bool trace) :
CPassAllPC::CPassAllPC(const char* name, unsigned int slot) :
m_name(name),
m_slot(slot),
m_trace(trace)
m_slot(slot)
{
assert(slot == 1U || slot == 2U);
}
@ -36,30 +35,15 @@ CPassAllPC::~CPassAllPC()
{
}
bool CPassAllPC::processRF(CDMRData& data)
{
bool ret = process(data);
if (m_trace)
LogDebug("Rule Trace,\tPassAllPC %s Slot=%u: %s", m_name, m_slot, ret ? "matched" : "not matched");
return ret;
}
bool CPassAllPC::processNet(CDMRData& data)
{
bool ret = process(data);
if (m_trace)
LogDebug("Rule Trace,\tPassAllPC %s Slot=%u: %s", m_name, m_slot, ret ? "matched" : "not matched");
return ret;
}
bool CPassAllPC::process(CDMRData& data)
bool CPassAllPC::process(CDMRData& data, bool trace)
{
FLCO flco = data.getFLCO();
unsigned int slotNo = data.getSlotNo();
return flco == FLCO_USER_USER && slotNo == m_slot;
bool ret = (flco == FLCO_USER_USER && slotNo == m_slot);
if (trace)
LogDebug("Rule Trace,\tPassAllPC %s Slot=%u: %s", m_name, m_slot, ret ? "matched" : "not matched");
return ret;
}